Tag Archives: memory controllers

Tilera’s TILE-Gx72 Processor Sets World Record for Suricata IPS/IDS: Industry’s Highest Performance

Tilera® Corporation, the leader in 64-bit manycore general purpose processors, today announced it has achieved the highest ever single-chip Suricata performance, delivering 4x the performance, and 7x the performance-per-watt of a high-end x86 multicore processor. Suricata is the industry-leading open source Intrusion Detection and Prevention System (IDS/IPS) developed by the Open Information Security Foundation (OISF) and supported by the US Department of Homeland Security (DHS) to secure networks against next generation security attacks.

Sophisticated intrusion detection and prevention, such as Suricata implements, requires deep packet inspection and pattern-matching that taxes the capabilities of even the highest performance processors. The Suricata performance achieved on the TILE-Gx72 processor is double that of the previous record-holder, the TILE-Gx36, providing organizations with network security that scales with their networks.

“Tilera’s TILE-Gx processors are continuing to lead the market in Suricata performance and the impressive results with the TILE-Gx72 demonstrates the synergy between a massively manycore processor, coupled with Suricata’s multi-threaded implementation,” stated Matt Jonkman, president, OISF. “With the continuing rise of security threats and incidents, corporate enterprises, carriers and government organizations are adopting Suricata for their IDS/IPS and leveraging the TILE-Gx processor family coupled with the MDE development environment to achieve the best performance.”

The TILE-Gx72 is the world’s highest performance and highest efficiency processor with integrated System-on-Chip (SoC) features including eight 10Gb Ethernet ports, 24-lanes of PCI Express, four DDR3 memory controllers, and 23 Mbytes of on-chip cache. The wire-speed, programmable mPIPE front end processes 240 Mpps of bi-directional Ethernet traffic and improves the efficiency of network-heavy applications. With its exceptionally low power profile, several TILE-Gx72 processors can be populated in a single compact datacenter appliance, providing 576 cores of compute and 640Gbps of packet processing with 8 sockets.

The multi-threaded Suricata IDS/IPS application, version 1.4.0, was ported using Tilera’s Multicore Development Environment (MDE) version 4.1, a full-featured and standards based run-time Linux environment for TILE-Gx processors. The recent “live rule swap” update supports dynamic insertion of new threat signatures into Suricata and enables rapid response to threats such as Zero-Day Attacks.

“We track Moore’s Law with the tile-based architecture and significantly raise the bar with our TILE-Gx72 processor, incorporating twice the number of cores of our previous high-end processor. Tilera’s high-performance iMesh interconnect enables Suricata performance to scale linearly with the additional cores,” said Devesh Garg, president, and CEO of Tilera. “Once again, we are demonstrating that the TILE-Gx architecture provides a real-world advantage in scalable application performance, power efficiency, and overall compute density.”

The Suricata solution is available on all of Tilera’s TILE-Gx platforms, ranging from the TILEncore-Gx series of PCIe cards with multiple 10Gbps Ethernet interfaces, to the TILEmpower-Gx 1RU standalone appliance and the TILExtreme-Gx 1RU multi-socket platform with up to 288 cores of compute.